

HIIVII

SUPERCONDUCTING ELECTRONICS PROCESS IMPROVEMENT







Aggressive SCE Development Continues Legend: Josephson procisor Nb 202 Nb 205 AIO. / Nb-Oc resistor 8 kA/cm² Process Features - Junction anodization - 1.0 μm minimum feature contacts) - Three wiring levels and one ground plane - 1.25 μm junctions - Two resistor values (5.0 and 0.15 Ω/sq.) - 2.6 μm wire pitch - 14 masking step

Nb Superconductor IC Fabrication Technology Development Roadmap

	No Technology					SIA CMOS
Year	1998	2000	2002	2004	2005	1992
Minimum feature	1.5 µm	1.0 µm	1.0 µm	1.0 µm	0.75 µm	0.5 µm
Minimum junction	2.5 µm	1.76 µm	1.25 µm	1.00 µm	0.75 µm	NIA
J _e (Alcm²)	2000	4000	8000	12000	20000	N/A
Number of masks	12	12	14	14-18	18	~20
Resistors	2	2	2	2	2	N/A
Metal line pitch	4 µm	3 µm	2.6 µm	24 µm	2 µm	1.2 µm
Metal interconnect layers	4	4	4	4-6	6	3
Planarization	по	no	partial	yes	yes	yes
Max. defects per cm²	2	2	1	2	.1	.1
Wafer starts per month	12	12	12	120	240	20K
I/O count	128	128	128	640	1200	500
Fms. (GHz), divider freq.	150	210	300	370	475	1
Processor Clock (GHz)	30	40	50	80	100	0.2
Gate Density (gates/cm²)	6 K	8K	16K	32K-54K	128K	300K